

# **8-BIT PARALLEL-TO-SERIAL** SHIFT REGISTER

The SN54/74LS165 is an 8-bit parallel load or serial-in register with complementary outputs available from the last stage. Parallel inputing occurs asynchronously when the Parallel Load (PL) input is LOW. With PL HIGH, serial shifting occurs on the rising edge of the clock; new data enters via the Serial Data (DS) input. The 2-input OR clock can be used to combine two independent clock sources, or one input can act as an active LOW clock enable.



SN54/74LS165



CONNECTION DIAGRAM DIP (TOP VIEW)



NOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.

PIN NAMES	LOADING (Note a)			
		HIGH	LOW	
$CP_1, CP_2$	Clock (LOW-to-HIGH Going Edge) Inputs	0.5 U.L.	0.25 U.L.	
DS	Serial Data Input	0.5 U.L.	0.25 U.L.	
PL	Asynchronous Parallel Load (Active LOW) Input	1.5 U.L.	0.75 U.L.	
$P_0 - P_7$	Parallel Data Inputs	0.5 U.L.	0.25 U.L.	
Q <sub>7</sub>	Serial Output from Last State (Note b)	10 U.L.	5 (2.5) U.L.	
Q <sub>7</sub>	Complementary Output (Note b)	10 U.L.	5 (2.5) U.L.	
NOTES:				

a) 1 TTL Unit Load (U.L.) = 40  $\mu$ A HIGH/1.6 mA LOW.

b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

TRUTH TABLE	
-------------	--

PL CP				RESPONSE								
	1	2	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q3	Q4	Q5	$Q_6$	Q7	RESPONSE	
L	Х	Х	P <sub>0</sub>	P <sub>1</sub>	P2	P <sub>3</sub>	Ρ4	P <sub>5</sub>	P <sub>6</sub>	Ρ7	Parallel Entry	
н	L		DS	Q <sub>0</sub>	Q1	Q2	Q3	Q4	Q5	Q <sub>6</sub>	Right Shift	
н	н		Q0	Q1	Q2	Q3	Q4	$Q_5$	$Q_6$	Q7	No Change	
н		L	DS	Q <sub>0</sub>	Q1	Q2	$Q_3$	Q4	$Q_5$	Q <sub>6</sub>	Right Shift	
н	~	н	Q <sub>0</sub>	Q <sub>1</sub>	Q2	Q3	$Q_4$	$Q_5$	$Q_6$	Q7	No Change	

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

## SN54/74LS165



### FUNCTIONAL DESCRIPTION

The SN54/74LS165 contains eight clocked master/slave RS flip-flops connected as a shift register, with auxiliary gating to provide overriding <u>a</u>synchronous parallel entry. Parallel data enters when the PL signal is LOW. The parallel data can change while PL is LOW, provided that the recommended setup and hold times are <u>ob</u>served.

For clock operation, PL must be HIGH. The two clock inputs perform identically; one can be used as a clock inhibit by

applying a HIGH signal. To avoid double clocking, however, the inhibit signal should only go HIGH while the clock is HIGH. Otherwise, the rising inhibit signal will cause the same response as a rising clock edge. The flip-flops are edge-triggered for serial operations. The serial input data can change at any time, provided only that the recommended setup and hold times are observed, with respect to the rising edge of the clock.

Symbol	Parameter		Min	Тур	Max	Unit
Vcc	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
Т <sub>А</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
IOH	Output Current — High	54, 74			-0.4	mA
IOL	Output Current — Low	54 74			4.0 8.0	mA

### **GUARANTEED OPERATING RANGES**

## SN54/74LS165

		Limits							
Symbol	nbol Parameter		Min Typ		Max	Unit	Test Conditions		
VIH	Input HIGH Voltage					V	Guaranteed Input All Inputs	t HIGH Voltage for	
V	Input LOW Voltage	54			0.7	v		t LOW Voltage for	
VIL	Input LOW Voltage	74			0.8	v	All Inputs		
VIK	Input Clamp Diode Voltage		-0.65	-1.5	V	$V_{CC} = MIN, I_{IN} = -18 \text{ mA}$			
M		54	2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub>	= MAX, VIN = VIH	
VOH	Output HIGH Voltage	74	2.7	3.5		V	or VIL per Truth T	able	
V <sub>OL</sub>	Output LOW Voltage	54, 74		0.25	0.4	V	I <sub>OL</sub> = 4.0 mA	V <sub>CC</sub> = V <sub>CC</sub> MIN, V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	
		74		0.35	0.5	V	IOL = 8.0 mA	per Truth Table	
Чн	Input HIGH Current <u>Oth</u> er Inputs PL Input				20 60	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V	
	<u>Oth</u> er Inputs PL Input				0.1 0.3	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 7.0 V	
IIL	Input LOW Current Other Inputs PL Input				-0.4 -1.2	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 0.4 V	
IOS	Short Circuit Current (Note 1)				-100	mA	$V_{CC} = MAX$		
ICC	Power Supply Current				36	mA	V <sub>CC</sub> = MAX		

## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.

## AC CHARACTERISTICS (T<sub>A</sub> = $25^{\circ}$ C)

			Limits					
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions		
fMAX	Maximum Input Clock Frequency	25	35		MHz			
<sup>t</sup> PLH <sup>t</sup> PHL	<u>Pro</u> pagation Delay PL to Output		22 22	35 35	ns			
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay Clock to Output		27 28	40 40	ns	V <sub>CC</sub> = 5.0 V C <sub>L</sub> = 15 pF		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay P7 to Q7		14 21	25 30	ns			
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay $P_7$ to $Q_7$		21 16	30 25	ns			

## SN54/74LS165

## AC SETUP REQUIREMENTS (T<sub>A</sub> = 25°C)

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
tW	CP Clock Pulse Width	25			ns	
tW	PL Pulse Width	15			ns	
t <sub>s</sub>	Parallel Data Setup Time	10			ns	
t <sub>s</sub>	Serial Data Setup Time	20			ns	$V_{CC} = 5.0 V$
t <sub>s</sub>	CP <sub>1</sub> to CP <sub>2</sub> Setup Time <sup>1</sup>	30			ns	
t <sub>h</sub>	Hold Time	0			ns	
t <sub>rec</sub>	Recovery Time, PL to CP	45			ns	

<sup>1</sup> The role of CP<sub>1</sub>, and CP<sub>2</sub> in an application may be interchanged.

### **DEFINITION OF TERMS:**

SETUP TIME ( $t_S$ ) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

HOLD TIME  $(t_h)$  — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued

recognition. A negative hold time indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME ( $t_{rec}$ ) — is defined as the minimum time required between the end of the PL pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer loaded Data to the Q outputs.









Figure 2



Figure 4

### AC WAVEFORMS